Abstract-We present the design for the new read out system being developed for the Phase 2 Upgrade of the ATLAS Tile Calorimeter. The front-end electronics will be replaced to address the increase in beam energy and luminosity planned for the LHC around 2023, as well as to upgrade to faster, more modern components with higher radiation tolerance. The new electronics will operate dead-timelessly, providing calorimeter data at full granularity from each beam crossing to the data acquisition system that resides off-detector in the USA15 counting room. The new electronics contains five main parts: the Front End Boards that connect directly to the photo-multiplier tubes; the Main Boards that digitize the data; the Daughter Boards that collect the data streams and contain the high-speed optical communication links for writing data to the data acquisition system; a programmable high voltage control system; and a low-voltage power supply. There are different options for implementing these subcomponents, which will be described. The new system contains new features, including power system redundancy, data processing redundancy, 4 x 10 Gbps optical links, and a Kintex-7 FPGA with single-event upset mitigation. To date, we have built a Demonstrator -a fully-functional prototype of the new system. The system and current status will be described, and plans going forward will be presented.
I. INTRODUCTION
HE ATLAS Tile Calorimeter (TileCal) [1] is the central hadronic calorimeter for the experiment. A cross-sectional view of the detector is shown in Fig. 1 . The calorimeter is partitioned into 4 cylindrical sections, each containing 64 wedge-shaped modules as shown in Fig. 2 . The detector is composed of plastic scintillator tiles and steel plates that act as the absorber. When high energy particles interact in the steel, showers of low energy particles are produced, which produces light in the scintillating tiles. The light is collected using wavelength-shifting fibers (WLS), which can be seen at the bottom of Fig. 2 . The detector readout is arranged as "cells"
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so that the fibers from a group of tiles are routed to photomultiplier tubes (PMTs), one on each end of the fiber bundle. The readout for each module is located in "Super Drawers", which reside in the base of the module of Fig. 2 . The Super Drawers contain the PMTs and the readout electronics. Each Super Drawer can contain up to 48 PMTs. There are approximately 10,000 PMTs in the detector. Fig. 3 . Block diagrams showing the evolution of the readout system. The upper drawing is the current system. The bottom drawing is the new system for the HL Upgrade. The middle drawing is the Demonstrator, with the interfaces to the existing system shown in green.
A block diagram of the present electronics readout is shown in the upper part of Fig. 3 . The system is described in [2] . The signals are digitized at the bunch crossing rate (40 MHz), and the data is stored locally pending a Level 1 Trigger Accept, which causes the data to be sent off the detector. Analog trigger signals are formed by summing signals from the front-end channels, which are then sent off-detector to the Level 1 Trigger located in USA15.
By 2023, the LHC accelerator will be upgraded to provide a factor of 5 increase in the instantaneous luminosity, an upgrade called the High Luminosity (HL) Upgrade. The frontend electronics will be completely replaced for this upgrade to accommodate the higher event rate. The architecture of the system is being changed to incorporate the readout of all digitized data from every beam crossing using high-speed optical links between the detector and the counting room (USA15). The new design will also feature improved reliability, including multiple levels of redundancy, improved serviceability, and improved radiation tolerance. The backend electronics that resides in USA15 will also be replaced to accommodate the global changes to trigger and DAQ systems in the ATLAS experiment.
The block diagram of the new system is shown in the lower part of Fig. 3 . In the new design, a drawer will consist of four "Minidrawers," each of which is independent of the others. Generally, a Minidrawer has Front End Boards that are attached directly to the PMT bases; a Main Board for processing signals from the front-end boards; a Daughter Board that serves as an interface between the front ends and the back-end readout system; a Trigger Preprocessor, which resides in USA15 and receives and processes data streams from the detector modules; a low-voltage power system for the drawer; and a high-voltage control system for the PMT voltages. These will be described.
Work is currently in progress to develop prototypes of the new readout system, called the Demonstrator Project. The Demonstrator contains all elements of the new system. It also has interfaces to the existing system. A block diagram of the Demonstrator is shown in the middle drawing of Fig. 3 . This facilitates the development by allowing the new system to be interfaced within the existing infrastructure. This has proved to be a powerful technique in the development, providing a way to develop and debug the system in stages. Planning is in progress to insert one or more Demonstrators into the existing detector before the high luminosity upgrade. This will allow the thorough integration of the new system before production begins. Several parts of the project also have different technical options that are being pursued. The Demonstrator program will facilitate these developments and allow direct comparison between the different options.
II. SYSTEM OVERVIEW
The signal processing chain of the Demonstrator system is shown in Fig. 4 . Signals from the PMTs will be received and digitized by front-end circuitry in the signal conditioning block. The digitized data is formatted and sent off-detector by the Daughter Board block. The data is received in USA15 by the Trigger Preprocessor (PPR), which acts as the interface to the trigger system (L1Calo), the data acquisition system (DAQ), and the detector control system (DCS). The system uses high-speed, bi-directional optical links to facilitate between the detector and USA15. Our first fully-functional Minidrawer is shown in Fig. 6 . The Minidrawers connect together with a simple mechanical locking mechanism. A Super Drawer is then composed of a train of four Minidrawers. 
III. SUBSYSTEM DESCRIPTION

A. Power Distribution System
The power distribution system for the new system will have three stages, as shown in Fig. 7 . The front-end power supply (stage 2) will receive bulk 200V, and will produce +10V using switching power generation techniques. The basic power circuit is a power "brick." The +10V will be delivered to the Main Board, where it will be distributed to the other subsystems in the Minidrawer. Each subsystem component will regulate the +10V down to voltages needed by the front end circuits using local Point-of-Load (POL) regulators. The design of the system is such that each subcomponent in a Minidrawer has a split power distribution system, where each half is powered by a separate brick. In the event of the failure of a brick, the other brick for that Minidrawer can provide power for both halves, thus providing redundancy. 
B. PMT Block & Front-End Board
The PMT Block is a compact enclosure that contains the PMT, the divider circuit for biasing the tube, and the Front End Board. The enclosure provides electrostatic and magnetic shielding for the PMT and electronics. A picture of a PMT Block is shown in Fig. 8 . The PMTs are not being replaced, but the divider circuit and the Front End Board are new designs. The divider circuit was previously a passive resistor chain, and is being replaced with an active circuit that will stabilize the PMT gain in the high luminosity environment. The new base design is described in [3] . The Front End Board resides close to the PMT so that the signal path is very short to reduce source capacitance and noise pick-up.
Currently, there are three options for the implementation of the Front End Board. The 3-in-1 option is the baseline design [4] , and is shown in Fig. 9 . It is a discrete, commercial offthe-shelf (COTS) design, similar to the current electronics but with newer parts and improved radiation tolerance. The design has fast signal processing circuitry, which consists of a passive 7-pole shaper, two output gain stages (low gain and high gain) with a gain ratio of 32, and differential drivers that drive the analog signals from the gain stage outputs to the ADCs for digitization. The ADCs are located on the Main Board. The two gain stages cover a dynamic range of 17 bits. There is also a slow signal processing circuit that consists of a programmable integrator that monitors the PMT current induced by a Cesium source, which is part of the detector calibration system. The 3-in-1 card also includes a precision charge injection circuit. There are two other options for the Front End Board. They both use custom integrated circuits (ASICs). The first alternative uses the FATALIC chip, and the second uses the QIE chip [5] . Work is in progress to build full Demonstrator modules with each of these technologies.
C. Main Board
The Main Board is the interface between Front End Boards and Daughter Board. The board is split so that each half is independent in terms of data processing and power, to provide a level of redundancy. Each cell will be read-out by two PMTs, one on each side of the Main Board. The baseline design supports the 3-in-1 Front End Boards. It contains discrete, commercial analog-to-digital converters (ADCs) for digitizing the analog output signals from the Front End Boards. Data is transferred serially from the ADCs to the Daughter Board at 600 Mbps through an FMC connector. It also contains FPGAs for slow control and calibration, and POL regulators for regulating +10V to voltages needed by the Front End Boards and the Main Board circuits. A picture of the Main Board is shown in Fig. 10 . There will be different Main Board designs to support the different Front End Board options. 
D. Daughter Board
The Daughter Board [6] is the interface between Main Board and off-detector readout. It receives data streams from front ends through the FMC connector on the Main Board, and formats the data for readout. It processes timing signals received from the ATLAS timing and trigger system (TTC) [7] to produce the timing signals needed for front end circuit. It also has an interface to the DCS system for slow controls and calibrations.
A picture of the Daughter Board is shown in Fig. 11 . The board is split so that the two halves function independently in data and power for redundancy. The board hosts (2) Kintex 7 FPGAs, each of which reads out half of a Main board (6 PMTs). The FPGAs provide the serialization of the digitized data, as well as the timing and control functions. The use of two devices here provides redundancy so that one FPGA can take over the readout of the other in the event of a failure. The readout uses GBTx transceivers [8] and commercial 4 x 10 Gbps QSFP+ Luxtera Modulators [9] for the optical links. The board contains POL regulators for regulating +10V to voltages needed by circuits on the Daughter Board. Because the FPGAs will reside in a radiation environment, tolerance to Single Event Upset is important. The design will make use of the scrubbing feature that is resident in the Kintex7 FPGAs, and will also incorporate Triple Modular Redundancy. 
E. High Voltage Control Board
The High Voltage control board controls and monitors the high voltage for each PMT in the Minidrawer. There are two options for this design. The baseline option, called the HVOpto, performs this function using circuitry that resides on the Minidrawer. It receives bulk 900V, and regulates the voltage down to the level commanded by the DCS system for each PMT. There is also a read back function to allow the monitoring of the output voltage. A picture of the board is shown in Fig. 12 . Like the Main Board and Daughter Board, the board is split so that the two halves function independently in data & power for redundancy. The board services 12 PMTs, 6 per side. The control and monitoring functions are handled through the Daughter Board. The alternative option is similar, except that all the control and monitoring circuitry is remote, residing in USA15 outside of the radiation environment, providing voltages to the PMT over 100 meters of cable [10] . 
F. Trigger Preprocessor
The TileCal Trigger Preprocessor [11] is an off-detector board. It receives high-speed data from the Daughter Board over the fiber optic link. It acts as the interface between the on-detector electronics, including the Level 0 and Level 1 trigger systems, the data acquisition system, the DCS, and the timing system. The board saves ADC data in a pipeline pending a trigger accept. It is also capable of performing signal reconstruction algorithms.
The board is designed as an Advanced Telecommunications Computing Architecture (ATCA) board that functions as an ATCA payload module. The first prototype module is shown in Fig. 13 . It contains a Xilinx Virtex 7 FPGA, a Xilinx Kintex 7 FPGA, and 2 GB of DDR3 memory. Each card has 8 links, and services four Minidrawers (a full Super Drawer). 
IV. OUTLOOK AND SUMMARY
The design of a new readout system for the TileCal detector for the High Luminosity environment is well underway. The performance specifications are defined. A strong emphasis on reliability and redundancy has been incorporated into the specifications. The project has been divided into upgrade tasks, with groups identified for each task. The designs and prototypes of each sub-system are progressing well. Currently, each subsystem has been through at least one prototyping round. Second generation prototypes are in progress for the Main Board and the Daughter Board, and the other subsystems will follow in the coming year. The mechanical design of the Minidrawer is in the final design stage. Several of the subsystems have alternative designs that are being pursued, including Front End Board and associated Main Board, and the High Voltage control board.
The Demonstrator program was begun in 2014. In 2015, the first prototypes of all subsystem components were brought together at CERN for system tests and debugging. We hosted a number of "Expert Weeks" where subsystem experts from all over the world came together at CERN to debug the prototypes at the system level. This has been a lively activity in the TileCal community, involving not only scientists and engineers, but a large number of students and postdocs. Currently, the baseline system is operational as a Vertical Slice with the first version prototypes. The system is capable of basic operations, including pedestals, charge injection, readout of the integrators, control and monitoring, and general data taking. However, not all features of the system are fully functional. Improvements have been identified, and these are being incorporated into the next prototype versions. Nonetheless, the system is functioning well enough so that we were able to make measurements with the Demonstrator in a recent test beam at CERN. The data is currently being analyzed, and will be presented in a subsequent paper. We are planning two more test beam measurement campaigns in 2016, to measure the performance of second-generation prototypes and also evaluate the alternative options.
Radiation tolerance is an important aspect of the vetting process for the designs. We have well-defined radiation tolerance requirements [12] - [13] , including Total Ionizing Dose (TID), Non-Ionizing Energy Loss (NIEL), and Single Event Effects (SEE). Many of the prototypes have already been tested for radiation tolerance, although work remains to characterize the full system. This will be completed in the 2016-2017 timeframe.
The general schedule for the development is defined by three milestones. The experiment will produce a TDR by the end of 2017. We expect to have completed the design and evaluation of all alternative options by the end of 2016, to focus on the writing of the TDR in 2017. This includes the completion of the test beam campaign. Currently, the start of production of the full system is planned for 2020-2021, although this is dependent on the LHC schedule. The installation and commissioning of the new system is also dependent on the LHC schedule, but is currently being planned for the 2023.
The Demonstrator program is proving to be a powerful campaign for TileCal, allowing the development of prototypes to progress in parallel with the operations of the current detector. Because the Demonstrator is compatible with the current infrastructure of the experiment, we have been able to make fairly rapid progress in the development and testing of the new system. As mentioned earlier, we are hopeful to insert one or more Demonstrators into the experiment in the next year or so, to gain operational experience with the new electronics in a realistic setting.
